基于單片機(jī)的智能晾衣架控制系統(tǒng)的設(shè)計(jì)與實(shí)現(xiàn)外文文獻(xiàn)原稿和譯文

《基于單片機(jī)的智能晾衣架控制系統(tǒng)的設(shè)計(jì)與實(shí)現(xiàn)外文文獻(xiàn)原稿和譯文》由會(huì)員分享，可在線閱讀，更多相關(guān)《基于單片機(jī)的智能晾衣架控制系統(tǒng)的設(shè)計(jì)與實(shí)現(xiàn)外文文獻(xiàn)原稿和譯文（23頁珍藏版）》請(qǐng)?jiān)谘b配圖網(wǎng)上搜索。

燕京理工學(xué)院畢業(yè)設(shè)計(jì)（論文）——外文文獻(xiàn)原稿和譯文 外文文獻(xiàn)原稿和譯文 原　　稿 The Description of AT89S51 1 General Description The AT89S51 is a low-power, high-performance CMOS 8-bit microcontroller with 4K bytes of In-System Programmable Flash memory. The device is manufactured using Atmel’s high-density nonvolatile memory technology and is compatible with the industry-standard 80C51 instruction set and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with In-System Programmable Flash on a monolithic chip, the Atmel AT89S51 is a powerful microcontroller which provides a highly-flexible and cost-effective solution to many embedded control applications. The AT89S51 provides the following standard features: 4K bytes of Flash, 128 bytes of RAM, 32 I/O lines, Watchdog timer, two data pointers, two 16-bit timer/counters, a five-vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator, and clock circuitry. In addition, the AT89S51 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator, disabling all other chip functions until the next external interrupt or hardware reset. 2 Ports Port 0 is an 8-bit open drain bi-directional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs. Port 0 can also be configured to be the multiplexed low-order address/data bus during accesses to external program and data memory. In this mode, P0 has internal pull-ups. Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. External pull-ups are required during program verification. Port 1 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (IIL) because of the internal pull-ups. Port 1 also receives the low-order address bytes during Flash programming and verification. Port Pin Alternate Functions P1.5 MOSI (used for In-System Programming) P1.6 MOSO (used for In-System Programming) P1.7 SCK(used for In-System Programming) Port 2 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (IIL) because of the internal pull-ups.Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register. Port 2 also receives the high-order address bits and some control signals during Flash programming and verification. Port 3 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (IIL) because of the pull-ups. Port 3 receives some control signals for Flash programming and verification. Port 3 also serves the functions of various special features of the AT89S51, as shown in the following table. Port Pin Alternate Functions P3.0 RXD(serial input port) P3.1 TXD(serial output port) P3.2 INT0(external interrupt 0) P3.3 INT1(external interrupt 1) P3.4 T0(timer 0 external input) P3.5 T1(timer 1 external input) P3.6 WR(external data memory write strobe) P3.7 RD(external data memory read strobe) 3 Special Function Registers A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 3-1. Table 3-1. AT89S51 SFR Map and Reset Values 0F8H 0FFH 0F0H B 00000000 0F7H 0E8H 0EFH 0E0H ACC 00000000 0E7H 0D8H 0DFH 0D0H PSW 00000000 0D7H 0C8H 0CFH 0C0H 0C7H 0B8H IP XX000000 0BFH 0B0H P3 11111111 0B7H 0A8H IE 0X000000 0AFH 0A0H P2 11111111 AUXR1 XXXXXXX0 WDTRST XXXXXXXX 0A7H 98H SCON 00000000 SBUF XXXXXXXX 9FH 90H P1 11111111 97H 88H TCON 00000000 TMOD 00000000 TL0 00000000 TL1 00000000 TH0 00000000 TH1 00000000 AUXR XXX00XX 8FH 80H P0 11111111 SP 00000111 DP0L 00000000 DP0H 00000000 DP1L 00000000 DP1H 00000000 PCON 0XXX0000 87H Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect. User software should not write 1s to these unlisted locations, since they may be used in future products to invoke new features. In that case, the reset or inactive values of the new bits will always be 0. Interrupt Registers: The individual interrupt enable bits are in the IE register. Two priorities can be set for each of the five interrupt sources in the IP register. Table 3-2. AUXR:Auxiliary Register AUXR Address=8EH Reset Value=XXX00XX0b Not Bit Addressable – – – WDIDLE DISRTO – – DISALE Bit 7 6 5 4 3 2 1 0 　　　Reserved for future expansion DISALE Disable/Enable ALE DISALE Operating Mode 0 ALE is emitted at a constant rate of 1/6 the oscillator frequency 1 ALE is active only during a MOVX or MOVC instruction DISRTO Disable/Enable Reset-out DISRTO 0 Reset pin is driven High after WDT times out 1 Reset pin is input only WDIDLE Disable/Enable WDT in IDLE mode WDIDLE 0 WDT continues to count in IDLE mode 1 WDT halts counting in IDLE mode Dual Data Pointer Registers: To facilitate accessing both internal and external data memory, two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-83H and DP1 at 84H-85H. Bit DPS = 0 in SFR AUXR1 selects DP0 and DPS = 1 selects DP1. The user should always initialize the DPS bit to the appropriate value before accessing the respective Data Pointer Register. Power Off Flag: The Power Off Flag (POF) is located at bit 4 (PCON.4) in the PCON SFR. POF is set to “1” during power up. It can be set and rest under software control and is not affected by reset. 4 Memory Organization MCS-51 devices have a separate address space for Program and Data Memory. Up to 64K bytes each of external Program and Data Memory can be addressed. 4.1 Program Memory If the EA pin is connected to GND, all program fetches are directed to external memory. On the AT89S51, if EA is connected to VCC, program fetches to addresses 0000H through FFFH are directed to internal memory and fetches to addresses 1000H through FFFFH are directed to external memory. 4.2 Data Memory The AT89S51 implements 128 bytes of on-chip RAM. The 128 bytes are accessible via direct and indirect addressing modes. Stack operations are examples of indirect addressing, so the 128 bytes of data RAM are available as stack space. 5 Watchdog Timer (One-time Enabled with Reset-out) The WDT is intended as a recovery method in situations where the CPU may be subjected to software upsets. The WDT consists of a 14-bit counter and the Watchdog Timer Reset (WDTRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, it will increment every machine cycle while the oscillator is running. The WDT timeout period is dependent on the external clock frequency. There is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST pin. 5.1 Using the WDT To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, the user needs to service it by writing 01EH and 0E1H to WDTRST to avoid a WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH), and this will reset the device. When the WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycles. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write-only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET pulse duration is 98xTOSC, where TOSC = 1/FOSC. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset. 5.2 WDT DURING Power-down and Idle In Power-down mode the oscillator stops, which means the WDT also stops. While in Power-down mode, the user does not need to service the WDT. There are two methods of exiting Power-down mode: by a hardware reset or via a level-activated external interrupt, which is enabled prior to entering Power-down mode. When Power-down is exited with hardware reset, servicing the WDT should occur as it normally does whenever the AT89S51 is reset. Exiting Power-down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service for the interrupt used to exit Power-down mode. To ensure that the WDT does not overflow within a few states of exiting Power-down, it is best to reset the WDT just before entering Power-down mode. Before going into the IDLE mode, the WDIDLE bit in SFR AUXR is used to determine whether the WDT continues to count if enabled. The WDT keeps counting during IDLE (WDIDLE bit = 0) as the default state. To prevent the WDT from resetting the AT89S51 while in IDLE mode, the user should always set up a timer that will periodically exit IDLE, service the WDT, and reenter IDLE mode. With WDIDLE bit enabled, the WDT will stop to count in IDLE mode and resumes the count upon exit from IDLE. 6.Interrupts The AT89S51 has a total of five interrupt vectors: two external interrupts (INT0 and INT1), two timer interrupts (Timers 0 and 1), and the serial port interrupt. These interrupts are all shown in Figure 6-1. Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once. Note that Table 6-1 shows that bit positions IE.6 and IE.5 are unimplemented. User software should not write 1s to these bit positions, since they may be used in future AT89 products. The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle. Figure 6-1 Interrupt Sources 7 Oscillator Characteristics XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 7-1. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven, as shown in Figure 7-2. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed. Figure 7-1 Oscillator Connections Note: for Crystals for Ceramic Resonators Figure 7-2 External Clock Drive Configuration 8 Idle Mode In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special function registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset. Note that when idle mode is terminated by a hardware reset, the device normally resumes pro-gram execution from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that invokes idle mode should not write to a port pin or to external memory. 9 Power-down Mode In the Power-down mode, the oscillator is stopped, and the instruction that invokes Power-down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power-down mode is terminated. Exit from Power-down mode can be initiated either by a hardware reset or by activation of an enabled external interrupt (INT0 or INT1). Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before VCC is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize. Table 9-1 Status of External Pins During Idle and Power-down Modes Mode Program Memory ALE PSEN PORT0 PORT1 PORT2 PORT3 Idle Internal 1 1 Data Data Data Data Idle External 1 1 Float Data Address Data Power-down Internal 0 0 Data Data Data Data Power-down External 0 0 Float Data Data Data 12 譯　　文 AT89S51概述 1 一般概述 該AT89S51是一個(gè)低功耗，高性能CMOS 8位微控制器,可在4K字節(jié)的系統(tǒng)內(nèi)編程的閃存存儲(chǔ)器。該設(shè)備是采用Atmel的高密度、非易失性存儲(chǔ)器技術(shù)和符合工業(yè)標(biāo)準(zhǔn)的80C51指令集和引腳。芯片上的Flash程序存儲(chǔ)器在系統(tǒng)中可重新編程或常規(guī)非易失性內(nèi)存編程 。通過結(jié)合通用8位中央處理器的系統(tǒng)內(nèi)可編程閃存的單芯片， AT89S51是一個(gè)功能強(qiáng)大的微控制器提供了高度靈活的和具有成本效益的解決辦法，可在許多嵌入式控制中應(yīng)用。 在AT89S51提供以下標(biāo)準(zhǔn)功能： 4K字節(jié)的Flash閃存 ， 128字節(jié)的RAM ， 32個(gè) I / O線，看門狗定時(shí)器，兩個(gè)數(shù)據(jù)指針，兩個(gè)16位定時(shí)器/計(jì)數(shù)器， 5向量兩級(jí)中斷結(jié)構(gòu)，全雙工串行端口，片上振蕩器和時(shí)鐘電路。此外， AT89S51設(shè)計(jì)了可降至零頻率的靜態(tài)邏輯操作和支持兩種軟件可選的節(jié)電工作模式。 在空閑模式下停止CPU的工作，但允許RAM 、定時(shí)器/計(jì)數(shù)器、串行接口和中斷系統(tǒng)繼續(xù)運(yùn)行。掉電模式保存RAM中的內(nèi)容，停止振蕩器工作并禁止其它所有部件工作，直到下一個(gè)外部中斷或硬件復(fù)位。 2 端口 P0端口是一個(gè)8位漏極開路雙向I / O端口。作為一個(gè)輸出端口，每個(gè)引腳可驅(qū)動(dòng)8個(gè)TTL輸入。對(duì)端口寫“1”可作為高阻抗輸入端用。在訪問外部程序和數(shù)據(jù)存儲(chǔ)器時(shí)，P0端口也可以配置為復(fù)低階地址/數(shù)據(jù)總線。在訪問期間激活內(nèi)部上拉電阻。在Flash編程時(shí)，PO端口接收指令字節(jié)，而在程序校驗(yàn)時(shí)，輸出指令字節(jié)，同時(shí)要求外接上拉電阻。 P1端口是一個(gè)帶內(nèi)部上拉電阻的8位雙向I /O端口。P1端口的輸出緩沖級(jí)可以驅(qū)動(dòng)四個(gè)TTL輸入。對(duì)端口寫“1”，通過內(nèi)部的上拉電阻把端口拉到高電平，此時(shí)可作為輸入口。作為輸入口時(shí)，因?yàn)閮?nèi)部存在上拉電阻，某個(gè)引腳被外部信號(hào)拉低時(shí)會(huì)輸出一個(gè)電流（IIL），F(xiàn)lash編程和程序校驗(yàn)期間，P1接收低8位地址。 端口引腳 第二功能 P1.5 MOSI(用于ISP編程) P1.6 MISO（用于ISP編程） P1.7 SCK(用于ISP編程) P2端口是一個(gè)帶有內(nèi)部上拉電阻的8位雙向I/O端口。P2端口的輸出緩沖級(jí)可驅(qū)動(dòng)（吸收或輸出電流）4個(gè)TTL輸入。對(duì)端口寫“1”，通過內(nèi)部的上拉電阻把端口拉到高電平，此時(shí)可作輸入口。當(dāng)作輸入口使用時(shí)，因?yàn)閮?nèi)部存在上拉電阻，某個(gè)引腳被外部信號(hào)拉低時(shí)會(huì)輸出一個(gè)電流（IIL）。在訪問外部程序存儲(chǔ)器或16位地址的外部數(shù)據(jù)存儲(chǔ)器（例如執(zhí)行 MOVX @ DPTR指令 ）時(shí)，P2端口送出高8位地址數(shù)據(jù)。 在訪問8位地址的外部數(shù)據(jù)存儲(chǔ)器（例如執(zhí)行MOVX@Ri指令）時(shí)，P2端口上的內(nèi)容（即特殊功能寄存器（SFR)區(qū)中P2寄存器的內(nèi)容），在整個(gè)訪問期間不變。Flash編程或校驗(yàn)時(shí)，P2也可接收高位地址和其它控制信號(hào)。 P3端口是一組帶有內(nèi)部上拉電阻的8位雙向I/O端口。P3端口輸出緩沖級(jí)可驅(qū)動(dòng)（吸收或輸出電流）4個(gè)TTL邏輯門電路。對(duì)P3端口寫入“1”時(shí)，他們被內(nèi)部上拉電阻拉高并作為輸入端口。當(dāng)作輸入端時(shí)，被外部拉低的P2端口將用上拉電阻輸出電流（IIL）．Ｐ３端口還接收一些用于Flash閃存編程和程序校驗(yàn)的控制信號(hào)。P3端口可以采用AT89S51的 各種特殊功能，如下表所示。 端口引腳 第二功能 P3.0 RXD(串行輸入端口) P3.1 TXD(串行輸出端口) P3.2 INT0(外部中斷0) P3.3 INT1（外部中斷1） P3.4 T0(定時(shí)/計(jì)數(shù)器0外部輸入） P3.5 T1（定時(shí)/計(jì)數(shù)器1外部輸入） P3.6 WR（外部數(shù)據(jù)存儲(chǔ)器寫選通） P3.7 RD（外部數(shù)據(jù)存儲(chǔ)器讀選通） 3 特殊功能寄存器 特殊功能寄存器（SFR）的片內(nèi)空間分布如表3-1所示。 表3-1 AT89S51特殊功能寄存器分布圖及復(fù)位值 0F8H 0FFH 0F0H B 00000000 0F7H 0E8H 0EFH 0E0H ACC 00000000 0E7H 0D8H 0DFH 0D0H PSW 00000000 0D7H 0C8H 0CFH 0C0H 0C7H 0B8H IP XX000000 0BFH 0B0H P3 11111111 0B7H 0A8H IE 0X000000 0AFH 0A0H P2 11111111 AUXR1 XXXXXXX0 WDTRST XXXXXXXX 0A7H 98H SCON 00000000 SBUF XXXXXXXX 9FH 90H P1 11111111 97H 88H TCON 00000000 TMOD 00000000 TL0 00000000 TL1 00000000 TH0 00000000 TH1 00000000 AUXR XXX00XX 8FH 80H P0 11111111 SP 00000111 DP0L 00000000 DP0H 00000000 DP1L 00000000 DP1H 00000000 PCON 0XXX0000 87H 值得注意的是，這些地址并沒有全部占用，沒有占用的地址也不可使用，讀這些地址將得到一個(gè)隨意的數(shù)值。而寫這些地址單元不能得到預(yù)期的結(jié)果。 不要用軟件訪問這些未定義的單元，這些單元是留作以后產(chǎn)品擴(kuò)展用途的，復(fù)位后這些新的位將為0。 中斷寄存器：各個(gè)中斷控制位于IE寄存器，5個(gè)中斷源的中斷優(yōu)先級(jí)控制位于IP寄存器。 表3-2 AUXR輔助寄存器 AUXR 地址=8EH 復(fù)位狀態(tài)=XXX00XX0B 不可尋址位 – – – WDIDLE DISRTO – – DISABLE Bit 7 6 5 4 3 2 1 0 – 為將來擴(kuò)展用途保留位 DISALE ALE禁止/使能 DISALE 操作模式 0 ALE 輸出1/6振蕩時(shí)鐘頻率脈沖 1 ALE 僅在執(zhí)行MOVX或MOVC指令期間輸出脈沖 DISRTO 禁止/使能復(fù)位輸出 DISRTO 0 復(fù)位引腳在WDT溢出時(shí)變高 1 復(fù)位引腳僅為輸入 WDIDLE 進(jìn)制/使能IDLE模式的WDT WDIDLE 0 IDLE模式WDT繼續(xù)計(jì)數(shù) 1 IDLE模式WDT停止計(jì)數(shù) 雙數(shù)據(jù)指針寄存器：為了便于訪問內(nèi)部和外部數(shù)據(jù)存儲(chǔ)器，提供兩個(gè)16位數(shù)據(jù)指針寄存器： DP0位于SFR（特殊功能寄存器）區(qū)塊中的地址82H - 83H和DP1位于84H - 85H 。當(dāng)SFR中的位DPS = 0選擇DP0，而DPS=1則選擇DP1 。用戶應(yīng)在訪問相應(yīng)的數(shù)據(jù)指針寄存器前初始化DPS位。 電源空閑標(biāo)志：電源空閑標(biāo)志（POF）在特殊功能寄存器SFR中PCON的第四位（PCON.4）,電源打開時(shí)POF置“1”，它可由軟件設(shè)置睡眠轉(zhuǎn)臺(tái)并不為復(fù)位所影響。 4 存儲(chǔ)器結(jié)構(gòu) MCS-51單片機(jī)內(nèi)核采用程序存儲(chǔ)器和數(shù)據(jù)存儲(chǔ)器空間分開的結(jié)構(gòu)，均具有64KB外部程序和數(shù)據(jù)的尋址空間。 4.1 程序存儲(chǔ)器 如果的EA引腳接地（GND），全部程序都可以執(zhí)行外部存儲(chǔ)器。在AT89S51 ，如果EA連接到電源+（VCC） ，程序首先執(zhí)行地址從0000H到FFFH內(nèi)部存儲(chǔ)器，在執(zhí)行地址從1000H到FFFFH的外部程序存儲(chǔ)器。 4.2 數(shù)據(jù)存儲(chǔ)器 AT89S51具有128字節(jié)的內(nèi)部RAM 。 這128字節(jié)都可以通過直接和間接尋址方式訪問，堆棧操作可利用間接尋址方式進(jìn)行，因此， 128字節(jié)都可以可作為堆?？臻g。 5 看門狗定時(shí)器 （WDT） 看門狗定時(shí)器（WDT）是為了解決CPU程序運(yùn)行時(shí)可能進(jìn)入混亂或死循環(huán)而設(shè)置，它由一個(gè)14bit計(jì)數(shù)器和看門狗定時(shí)器復(fù)位SFR（WDTRST）構(gòu)成。外部復(fù)位時(shí)，看門狗定時(shí)器（WDT）默認(rèn)為關(guān)閉狀態(tài)，要打開WDT，用戶必須按順序?qū)?1EH和0E1H寫到WDTRST寄存器（SFR地址為0A6H），當(dāng)啟動(dòng)了WDT，它會(huì)隨警惕振蕩器在每個(gè)機(jī)器周期計(jì)數(shù)，除了硬件復(fù)位或WDT溢出復(fù)位外沒有其它方法關(guān)閉WDT，當(dāng)WDT溢出，將使RST引腳輸出高電平的復(fù)位脈沖。 5.1使用看門狗定時(shí)器（WDT） 用戶在打開WDT時(shí)，需要按次序?qū)?1EH和0E1H寫到WDTRST寄存器(SFR的地址為0A6H)，當(dāng)WDT打開后，需要在一定的時(shí)候?qū)?1EH和0E1H寫道WDTRST寄存器以避免WDT計(jì)數(shù)溢出。14位WDT計(jì)數(shù)器達(dá)到16383（3FFFH），WDT將溢出并使用器件復(fù)位。WDT打開時(shí)，它會(huì)隨著晶體振蕩器在每個(gè)機(jī)器周期計(jì)數(shù)，這意味著用戶必須在小于每個(gè)16383機(jī)器周期內(nèi)復(fù)位WDT，也即寫01EH和0E1H到WDTRST寄存器，WDTRST為只寫寄存器。WDT計(jì)數(shù)器既不可讀也不可寫，當(dāng)WDT溢出時(shí)，通常將使RST引腳輸出高電平的復(fù)位脈沖。復(fù)位脈沖持續(xù)時(shí)間為98xTosc，而Tosc=1/Fosc(晶體振蕩頻率)。為使WDT工作最優(yōu)化，必須在合適的程序代碼時(shí)間段周期地復(fù)位WDT防止WDT溢出。 5.2掉電和空閑模式下的WDT 掉電時(shí)期，晶體振蕩停止，看門狗定時(shí)器也停止。掉電模式下，用戶不嗯那個(gè)在復(fù)位看門狗定時(shí)器。有兩種方法可以推出掉電模式：硬件復(fù)位或通過激活外部中斷，當(dāng)硬件復(fù)位退出掉電模式時(shí)，處理看門狗定時(shí)器可像通常的上電復(fù)位一樣。當(dāng)由中斷退出掉電模式時(shí)則有所不同，中斷低電平狀態(tài)持續(xù)到晶體振蕩穩(wěn)定，當(dāng)中斷電平變?yōu)楦唠娖绞录纯上鄳?yīng)中斷服務(wù)。以防止中斷誤復(fù)位，當(dāng)器件復(fù)位，中斷引腳持續(xù)為低時(shí)，看門狗定時(shí)器并未開始計(jì)數(shù)，知道中斷引腳被拉高時(shí)為止。這為在掉電模式下的中斷執(zhí)行中斷服務(wù)程序而設(shè)置。為保證看門狗定時(shí)器在退出掉電模式時(shí)極端情況下不溢出，最好在進(jìn)入掉電模式前復(fù)位看門狗定時(shí)器。在進(jìn)入空閑模式前，看門狗定時(shí)器打開時(shí)，WDT是否繼續(xù)計(jì)數(shù)由SFR中的AUXR的WDIDLE位決定，在IDLE期間（位WDIDLE=0）默認(rèn)狀態(tài)是繼續(xù)計(jì)數(shù)。為防止AT89S51從空閑模式中復(fù)位，用戶應(yīng)該周期性地設(shè)置定時(shí)器，重新進(jìn)入空閑模式。 當(dāng)WDIDLE位被置位，在空閑模式中看門狗定時(shí)器將停止計(jì)數(shù)，直到從空閑(IDLE)模式中退出重新開始計(jì)數(shù)。 6 中斷 AT89S51共有五個(gè)中斷向量：兩個(gè)外部中斷（ INT0和INT1 ） ，兩個(gè)定時(shí)器中斷（Timer0和Timer1)和一個(gè)串行中斷。這些中斷都如圖6-1 。這些中斷源各自的禁止和使能位參見特殊功能寄存器的IE。IE也包含總中斷控制位EA，EA清0，將關(guān)閉所有中斷。 值得注意的是表6-1中的IE.6和IE.5沒有定義，用戶不要訪問這些位，它是保留為以后的AT89產(chǎn)品擴(kuò)展用途